TY - GEN
T1 - Vlsi architecture design of motion vector processor for H.264/AVC
AU - Yoo, Kiwon
AU - Lee, Jae Hun
AU - Sohn, Kwanghoon
PY - 2008
Y1 - 2008
N2 - H.264/AVC has considerably complex derivation process of motion data in comparison with that of previous video standards. It mainly results from advanced motion vector prediction process to cope with various macroblock partitions and spatial/temporal direct modes. This paper addresses the efficient hardware design of the motion vector processor of full-compliant H.264/AVC High Profile (HP) decoder and its FPGA implementation. It has the processing capability of HD1080 (1920 × 1088) at 60 frames per second (fps) that is asymptotic to Level 4.2 of the standard. To do this, several design considerations are investigated and the solutions for them are presented. The proposed design was realized with 41 K logic gates and 4,608 bits SRAM at the operating frequency of 266 MHz and was completely conformed by means of Allegro compliance bitstreams on an FPGA platform.
AB - H.264/AVC has considerably complex derivation process of motion data in comparison with that of previous video standards. It mainly results from advanced motion vector prediction process to cope with various macroblock partitions and spatial/temporal direct modes. This paper addresses the efficient hardware design of the motion vector processor of full-compliant H.264/AVC High Profile (HP) decoder and its FPGA implementation. It has the processing capability of HD1080 (1920 × 1088) at 60 frames per second (fps) that is asymptotic to Level 4.2 of the standard. To do this, several design considerations are investigated and the solutions for them are presented. The proposed design was realized with 41 K logic gates and 4,608 bits SRAM at the operating frequency of 266 MHz and was completely conformed by means of Allegro compliance bitstreams on an FPGA platform.
UR - http://www.scopus.com/inward/record.url?scp=69949117286&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=69949117286&partnerID=8YFLogxK
U2 - 10.1109/ICIP.2008.4712029
DO - 10.1109/ICIP.2008.4712029
M3 - Conference contribution
AN - SCOPUS:69949117286
SN - 1424417643
SN - 9781424417643
T3 - Proceedings - International Conference on Image Processing, ICIP
SP - 1412
EP - 1415
BT - 2008 IEEE International Conference on Image Processing, ICIP 2008 Proceedings
T2 - 2008 IEEE International Conference on Image Processing, ICIP 2008
Y2 - 12 October 2008 through 15 October 2008
ER -