TY - JOUR
T1 - Variation-tolerant sensing circuit for ultralow-voltage operation of spin-torque transfer magnetic RAM
AU - Jo, Kangwook
AU - Yoon, Hongil
N1 - Publisher Copyright:
© 2004-2012 IEEE.
PY - 2017/5
Y1 - 2017/5
N2 - Although promising as a future memory solution, the spin-torque transfer magnetic RAM has critical drawbacks due to the small operation margin in low supply voltage and large area of the sensing circuit. To overcome these disadvantages, we propose a novel sensing circuit that utilizes the data-dependent body-bias scheme with a single reference cell. Through Monte Carlo simulations using 45-nm process technology model parameters, the proposed circuit is verified to be highly robust to the variations in threshold voltage and cell resistance at ultralow supply voltages without sensing speed degradation. The proposed circuit has a read access pass yield of 96.5% for 16-Mb memory at VDD = 0.7V when the standard deviation of cell resistance is 10%. In addition, the area overhead is also reduced by 79% compared to the conventional sensing circuit.
AB - Although promising as a future memory solution, the spin-torque transfer magnetic RAM has critical drawbacks due to the small operation margin in low supply voltage and large area of the sensing circuit. To overcome these disadvantages, we propose a novel sensing circuit that utilizes the data-dependent body-bias scheme with a single reference cell. Through Monte Carlo simulations using 45-nm process technology model parameters, the proposed circuit is verified to be highly robust to the variations in threshold voltage and cell resistance at ultralow supply voltages without sensing speed degradation. The proposed circuit has a read access pass yield of 96.5% for 16-Mb memory at VDD = 0.7V when the standard deviation of cell resistance is 10%. In addition, the area overhead is also reduced by 79% compared to the conventional sensing circuit.
KW - Data-dependent body-bias
KW - sensing circuit
KW - sensing margin
KW - source line
KW - spin-torque transfer MRAM
UR - http://www.scopus.com/inward/record.url?scp=85018865645&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=85018865645&partnerID=8YFLogxK
U2 - 10.1109/TCSII.2016.2581038
DO - 10.1109/TCSII.2016.2581038
M3 - Article
AN - SCOPUS:85018865645
SN - 1549-7747
VL - 64
SP - 570
EP - 574
JO - IEEE Transactions on Circuits and Systems II: Express Briefs
JF - IEEE Transactions on Circuits and Systems II: Express Briefs
IS - 5
M1 - 7492291
ER -