SST: A scalable parallel framework for architecture-level performance, power, area and thermal simulation

Ming Yu Hsieh, Rolf Riesen, Kevin Thompson, William Song, Arun Rodrigues

Research output: Contribution to journalArticlepeer-review

3 Citations (Scopus)


In this paper, we describe the integrated power, area and thermal modeling framework in the structural simulation toolkit (SST) for large-scale high performance computer simulation. It integrates various power and thermal modeling tools and computes run-time energy dissipation for core, network on chip, memory controller and shared cache. It also provides functionality to update the leakage power as temperature changes. We illustrate the utilization of the framework by applying it to explore interconnect options in manycore systems with consideration of temperature variation and leakage feedback. We compare power, energy-delay-area product (EDAP) and energy-delay product (EDP) of four manycore configurations-1 core, 2 cores, 4 cores and 8 cores per cluster. Results from simulation with or without consideration of temperature variation both show that the 4-core per cluster configuration has the best EDAP and EDP. Even so, considering that temperature variation increases total power dissipation, we demonstrate the importance of considering temperature variation in the design flow. With this power, area and thermal modeling capability, the SST can be used for hardware/software co-design of future exascale systems.

Original languageEnglish
Pages (from-to)181-191
Number of pages11
JournalComputer Journal
Issue number2
Publication statusPublished - 2012 Feb

All Science Journal Classification (ASJC) codes

  • General Computer Science


Dive into the research topics of 'SST: A scalable parallel framework for architecture-level performance, power, area and thermal simulation'. Together they form a unique fingerprint.

Cite this