Robust buffered clock tree synthesis by sensitivity based link insertion

Joon Sung Yang, Ik Joon Chang

Research output: Contribution to journalArticlepeer-review


Clock network synthesis is one of the most important and limiting factors in VLSI designs. Hence, the clock skew variation reduction is one of the most important objectives in clock distribution methodology. Cross-link insertion is proposed in [1], however, it is based on empirical methods and does not use variation information for link insertion location choice. [17] considers the delay variation, but it is slow even for small clock trees. In this paper, we propose a fast link insertion algorithm that considers the delay variation information directly during link selection process. Experimental results show that our algorithm is very fast and achieves better skew variability reduction while utilizing considerably lesser routing resources compared with existing methods.

Original languageEnglish
Pages (from-to)127-131
Number of pages5
JournalIEICE Transactions on Electronics
Issue number1
Publication statusPublished - 2013 Jan

All Science Journal Classification (ASJC) codes

  • Electronic, Optical and Magnetic Materials
  • Electrical and Electronic Engineering


Dive into the research topics of 'Robust buffered clock tree synthesis by sensitivity based link insertion'. Together they form a unique fingerprint.

Cite this