Reduced-code test method using sub-histograms for pipelined ADCs

Hyeonuk Son; Jaewon Jang; Heetae Kim; Sungho Kang

doi:10.1587/elex.12.20150417

Reduced-code test method using sub-histograms for pipelined ADCs

Hyeonuk Son, Jaewon Jang, Heetae Kim, Sungho Kang

Department of Electrical and Electronic Engineering

Research output: Contribution to journal › Article › peer-review

Abstract

The measurement of static test parameters for an analog-todigital converter (ADC) requires a large volume of test data, especially for a high-resolution ADC. This paper proposes a reduced-code test method for pipelined ADCs that does not compromise test accuracy. The proposed method calculates fault information at each stage by using sub-histograms. The simulation results based on 12-bit pipelined ADCs show a maximum integral nonlinearity error of 0.590 LSB with only 3.92% of the codes required for the conventional histogram-based method.

Original language	English
Article number	20150417
Pages (from-to)	1-10
Number of pages	10
Journal	ieice electronics express
Volume	12
Issue number	12
DOIs	https://doi.org/10.1587/elex.12.20150417
Publication status	Published - 2015 Jun 25

Bibliographical note

Publisher Copyright:
© IEICE 2015.

All Science Journal Classification (ASJC) codes

Electronic, Optical and Magnetic Materials
Condensed Matter Physics
Electrical and Electronic Engineering

Access to Document

10.1587/elex.12.20150417

Cite this

@article{7f50f933582644cca864e4793428b0d4,

title = "Reduced-code test method using sub-histograms for pipelined ADCs",

abstract = "The measurement of static test parameters for an analog-todigital converter (ADC) requires a large volume of test data, especially for a high-resolution ADC. This paper proposes a reduced-code test method for pipelined ADCs that does not compromise test accuracy. The proposed method calculates fault information at each stage by using sub-histograms. The simulation results based on 12-bit pipelined ADCs show a maximum integral nonlinearity error of 0.590 LSB with only 3.92% of the codes required for the conventional histogram-based method.",

author = "Hyeonuk Son and Jaewon Jang and Heetae Kim and Sungho Kang",

note = "Publisher Copyright: {\textcopyright} IEICE 2015.",

year = "2015",

month = jun,

day = "25",

doi = "10.1587/elex.12.20150417",

language = "English",

volume = "12",

pages = "1--10",

journal = "ieice electronics express",

issn = "1349-2543",

publisher = "The Institute of Electronics, Information and Communication Engineers (IEICE)",

number = "12",

}

TY - JOUR

T1 - Reduced-code test method using sub-histograms for pipelined ADCs

AU - Son, Hyeonuk

AU - Jang, Jaewon

AU - Kim, Heetae

AU - Kang, Sungho

N1 - Publisher Copyright: © IEICE 2015.

PY - 2015/6/25

Y1 - 2015/6/25

N2 - The measurement of static test parameters for an analog-todigital converter (ADC) requires a large volume of test data, especially for a high-resolution ADC. This paper proposes a reduced-code test method for pipelined ADCs that does not compromise test accuracy. The proposed method calculates fault information at each stage by using sub-histograms. The simulation results based on 12-bit pipelined ADCs show a maximum integral nonlinearity error of 0.590 LSB with only 3.92% of the codes required for the conventional histogram-based method.

AB - The measurement of static test parameters for an analog-todigital converter (ADC) requires a large volume of test data, especially for a high-resolution ADC. This paper proposes a reduced-code test method for pipelined ADCs that does not compromise test accuracy. The proposed method calculates fault information at each stage by using sub-histograms. The simulation results based on 12-bit pipelined ADCs show a maximum integral nonlinearity error of 0.590 LSB with only 3.92% of the codes required for the conventional histogram-based method.

UR - http://www.scopus.com/inward/record.url?scp=84933043461&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84933043461&partnerID=8YFLogxK

U2 - 10.1587/elex.12.20150417

DO - 10.1587/elex.12.20150417

M3 - Article

AN - SCOPUS:84933043461

SN - 1349-2543

VL - 12

SP - 1

EP - 10

JO - ieice electronics express

JF - ieice electronics express

IS - 12

M1 - 20150417

ER -

Reduced-code test method using sub-histograms for pipelined ADCs

Abstract

Bibliographical note

All Science Journal Classification (ASJC) codes

Access to Document

Other files and links

Fingerprint

Cite this