PowerViP: SoC power estimation framework at transaction level

Ikhwan Lee; Hyunsuk Kim; Peng Yang; Sungjoo Yoo; Eui Young Chung; Kyu Myung Choi; Jeong Taek Kong; Soo Kwan Eo

PowerViP: SoC power estimation framework at transaction level

Ikhwan Lee, Hyunsuk Kim, Peng Yang, Sungjoo Yoo, Eui Young Chung, Kyu Myung Choi, Jeong Taek Kong, Soo Kwan Eo

Department of Electrical and Electronic Engineering

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

56 Citations (Scopus)

Abstract

In this work, we propose a SoC power estimation framework built on our system-level¹ simulation environment. Our framework provides designers with the system-level power profile in a cycle-accurate manner. We target the framework to run fast and accurately, which is enabled by adopting different modeling techniques depending on the power characteristics of various IP blocks. The framework can be applied to any target SoC design.

Original language	English
Title of host publication	Proceedings of the ASP-DAC 2006
Subtitle of host publication	Asia and South Pacific Design Automation Conference 2006
Pages	551-558
Number of pages	8
Publication status	Published - 2006
Event	ASP-DAC 2006: Asia and South Pacific Design Automation Conference 2006 - Yokohama, Japan Duration: 2006 Jan 24 → 2006 Jan 27

Publication series

Name	Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC
Volume	2006

Other

Other	ASP-DAC 2006: Asia and South Pacific Design Automation Conference 2006
Country/Territory	Japan
City	Yokohama
Period	06/1/24 → 06/1/27

All Science Journal Classification (ASJC) codes

Computer Science Applications
Computer Graphics and Computer-Aided Design
Electrical and Electronic Engineering

Cite this

Lee, I., Kim, H., Yang, P., Yoo, S., Chung, E. Y., Choi, K. M., Kong, J. T., & Eo, S. K. (2006). PowerViP: SoC power estimation framework at transaction level. In Proceedings of the ASP-DAC 2006: Asia and South Pacific Design Automation Conference 2006 (pp. 551-558). Article 1594743 (Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC; Vol. 2006).

@inproceedings{4d27c630315745ce9cfd0f299b7d4f83,

title = "PowerViP: SoC power estimation framework at transaction level",

abstract = "In this work, we propose a SoC power estimation framework built on our system-level1 simulation environment. Our framework provides designers with the system-level power profile in a cycle-accurate manner. We target the framework to run fast and accurately, which is enabled by adopting different modeling techniques depending on the power characteristics of various IP blocks. The framework can be applied to any target SoC design.",

author = "Ikhwan Lee and Hyunsuk Kim and Peng Yang and Sungjoo Yoo and Chung, {Eui Young} and Choi, {Kyu Myung} and Kong, {Jeong Taek} and Eo, {Soo Kwan}",

year = "2006",

language = "English",

isbn = "0780394518",

series = "Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",

pages = "551--558",

booktitle = "Proceedings of the ASP-DAC 2006",

note = "ASP-DAC 2006: Asia and South Pacific Design Automation Conference 2006 ; Conference date: 24-01-2006 Through 27-01-2006",

}

Lee, I, Kim, H, Yang, P, Yoo, S, Chung, EY, Choi, KM, Kong, JT & Eo, SK 2006, PowerViP: SoC power estimation framework at transaction level. in Proceedings of the ASP-DAC 2006: Asia and South Pacific Design Automation Conference 2006., 1594743, Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC, vol. 2006, pp. 551-558, ASP-DAC 2006: Asia and South Pacific Design Automation Conference 2006, Yokohama, Japan, 06/1/24.

PowerViP: SoC power estimation framework at transaction level. / Lee, Ikhwan; Kim, Hyunsuk; Yang, Peng et al.
Proceedings of the ASP-DAC 2006: Asia and South Pacific Design Automation Conference 2006. 2006. p. 551-558 1594743 (Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC; Vol. 2006).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

TY - GEN

T1 - PowerViP

T2 - ASP-DAC 2006: Asia and South Pacific Design Automation Conference 2006

AU - Lee, Ikhwan

AU - Kim, Hyunsuk

AU - Yang, Peng

AU - Yoo, Sungjoo

AU - Chung, Eui Young

AU - Choi, Kyu Myung

AU - Kong, Jeong Taek

AU - Eo, Soo Kwan

PY - 2006

Y1 - 2006

N2 - In this work, we propose a SoC power estimation framework built on our system-level1 simulation environment. Our framework provides designers with the system-level power profile in a cycle-accurate manner. We target the framework to run fast and accurately, which is enabled by adopting different modeling techniques depending on the power characteristics of various IP blocks. The framework can be applied to any target SoC design.

AB - In this work, we propose a SoC power estimation framework built on our system-level1 simulation environment. Our framework provides designers with the system-level power profile in a cycle-accurate manner. We target the framework to run fast and accurately, which is enabled by adopting different modeling techniques depending on the power characteristics of various IP blocks. The framework can be applied to any target SoC design.

UR - http://www.scopus.com/inward/record.url?scp=33748628807&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=33748628807&partnerID=8YFLogxK

M3 - Conference contribution

AN - SCOPUS:33748628807

SN - 0780394518

SN - 9780780394513

T3 - Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

SP - 551

EP - 558

BT - Proceedings of the ASP-DAC 2006

Y2 - 24 January 2006 through 27 January 2006

ER -

PowerViP: SoC power estimation framework at transaction level

Abstract

Publication series

Other

All Science Journal Classification (ASJC) codes

Other files and links

Fingerprint

Cite this