Performance of an input-queued ATM switch with even/odd switching planes

J. W. Son, H. T. Lee, Y. Y. Oh, J. Y. Lee, S. B. Lee

Research output: Contribution to journalArticlepeer-review

2 Citations (Scopus)


A switch architecture is proposed for alleviating the HOL blocking by employing even/odd dual FIFO queues at each input and even/odd dual switching planes dedicated to each even/odd queue. Under random traffic, it gives 76.4% throughput without output expansion and 100% with output expansion r = 2, with the same amount of crosspoints as for the ordinary output expansion scheme.

Original languageEnglish
Pages (from-to)1192-1193
Number of pages2
JournalElectronics Letters
Issue number14
Publication statusPublished - 1997 Jul 3

All Science Journal Classification (ASJC) codes

  • Electrical and Electronic Engineering


Dive into the research topics of 'Performance of an input-queued ATM switch with even/odd switching planes'. Together they form a unique fingerprint.

Cite this