Novel Hysteresis Thresholding FPGA Architecture for Accurate Canny Edge Map

Yunseok Jang; Junwon Mun; Yoojun Nam; Jaeseok Kim

doi:10.1109/ITC-CSCC.2019.8793293

Novel Hysteresis Thresholding FPGA Architecture for Accurate Canny Edge Map

Yunseok Jang, Junwon Mun, Yoojun Nam, Jaeseok Kim

Department of Electrical and Electronic Engineering

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

3 Citations (Scopus)

Abstract

The Canny edge detector is used as a preprocessing operator in various high-level image processing techniques used in consumer electronics. Many researchers have implemented the Canny edge detector on a field-programmable gate array, which has the same hysteresis thresholding (HT) architecture. However, the use of this architecture can lead to loss of accuracy in highlevel image processing because the correct edge map cannot be obtained. In this paper, we propose a HT hardware architecture that provides the same results as the software implementation of Canny edge detection by using the idea of connected component analysis (CCA) hardware structure.

Original language	English
Title of host publication	34th International Technical Conference on Circuits/Systems, Computers and Communications, ITC-CSCC 2019
Publisher	Institute of Electrical and Electronics Engineers Inc.
ISBN (Electronic)	9781728132716
DOIs	https://doi.org/10.1109/ITC-CSCC.2019.8793293
Publication status	Published - 2019 Jun
Event	34th International Technical Conference on Circuits/Systems, Computers and Communications, ITC-CSCC 2019 - JeJu, Korea, Republic of Duration: 2019 Jun 23 → 2019 Jun 26

Publication series

Name	34th International Technical Conference on Circuits/Systems, Computers and Communications, ITC-CSCC 2019

Conference

Conference	34th International Technical Conference on Circuits/Systems, Computers and Communications, ITC-CSCC 2019
Country/Territory	Korea, Republic of
City	JeJu
Period	19/6/23 → 19/6/26

All Science Journal Classification (ASJC) codes

Information Systems
Electrical and Electronic Engineering
Artificial Intelligence
Computer Networks and Communications
Hardware and Architecture

Access to Document

10.1109/ITC-CSCC.2019.8793293

Cite this

Jang, Y., Mun, J., Nam, Y., & Kim, J. (2019). Novel Hysteresis Thresholding FPGA Architecture for Accurate Canny Edge Map. In 34th International Technical Conference on Circuits/Systems, Computers and Communications, ITC-CSCC 2019 [8793293] (34th International Technical Conference on Circuits/Systems, Computers and Communications, ITC-CSCC 2019). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/ITC-CSCC.2019.8793293

Jang, Yunseok ; Mun, Junwon ; Nam, Yoojun et al. / Novel Hysteresis Thresholding FPGA Architecture for Accurate Canny Edge Map. 34th International Technical Conference on Circuits/Systems, Computers and Communications, ITC-CSCC 2019. Institute of Electrical and Electronics Engineers Inc., 2019. (34th International Technical Conference on Circuits/Systems, Computers and Communications, ITC-CSCC 2019).

@inproceedings{03dc86fe394349e0868fc80d91410036,

title = "Novel Hysteresis Thresholding FPGA Architecture for Accurate Canny Edge Map",

abstract = "The Canny edge detector is used as a preprocessing operator in various high-level image processing techniques used in consumer electronics. Many researchers have implemented the Canny edge detector on a field-programmable gate array, which has the same hysteresis thresholding (HT) architecture. However, the use of this architecture can lead to loss of accuracy in highlevel image processing because the correct edge map cannot be obtained. In this paper, we propose a HT hardware architecture that provides the same results as the software implementation of Canny edge detection by using the idea of connected component analysis (CCA) hardware structure.",

author = "Yunseok Jang and Junwon Mun and Yoojun Nam and Jaeseok Kim",

year = "2019",

month = jun,

doi = "10.1109/ITC-CSCC.2019.8793293",

language = "English",

series = "34th International Technical Conference on Circuits/Systems, Computers and Communications, ITC-CSCC 2019",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

booktitle = "34th International Technical Conference on Circuits/Systems, Computers and Communications, ITC-CSCC 2019",

address = "United States",

note = "34th International Technical Conference on Circuits/Systems, Computers and Communications, ITC-CSCC 2019 ; Conference date: 23-06-2019 Through 26-06-2019",

}

Jang, Y, Mun, J, Nam, Y & Kim, J 2019, Novel Hysteresis Thresholding FPGA Architecture for Accurate Canny Edge Map. in 34th International Technical Conference on Circuits/Systems, Computers and Communications, ITC-CSCC 2019., 8793293, 34th International Technical Conference on Circuits/Systems, Computers and Communications, ITC-CSCC 2019, Institute of Electrical and Electronics Engineers Inc., 34th International Technical Conference on Circuits/Systems, Computers and Communications, ITC-CSCC 2019, JeJu, Korea, Republic of, 19/6/23. https://doi.org/10.1109/ITC-CSCC.2019.8793293

Novel Hysteresis Thresholding FPGA Architecture for Accurate Canny Edge Map. / Jang, Yunseok; Mun, Junwon; Nam, Yoojun et al.
34th International Technical Conference on Circuits/Systems, Computers and Communications, ITC-CSCC 2019. Institute of Electrical and Electronics Engineers Inc., 2019. 8793293 (34th International Technical Conference on Circuits/Systems, Computers and Communications, ITC-CSCC 2019).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

TY - GEN

T1 - Novel Hysteresis Thresholding FPGA Architecture for Accurate Canny Edge Map

AU - Jang, Yunseok

AU - Mun, Junwon

AU - Nam, Yoojun

AU - Kim, Jaeseok

PY - 2019/6

Y1 - 2019/6

N2 - The Canny edge detector is used as a preprocessing operator in various high-level image processing techniques used in consumer electronics. Many researchers have implemented the Canny edge detector on a field-programmable gate array, which has the same hysteresis thresholding (HT) architecture. However, the use of this architecture can lead to loss of accuracy in highlevel image processing because the correct edge map cannot be obtained. In this paper, we propose a HT hardware architecture that provides the same results as the software implementation of Canny edge detection by using the idea of connected component analysis (CCA) hardware structure.

AB - The Canny edge detector is used as a preprocessing operator in various high-level image processing techniques used in consumer electronics. Many researchers have implemented the Canny edge detector on a field-programmable gate array, which has the same hysteresis thresholding (HT) architecture. However, the use of this architecture can lead to loss of accuracy in highlevel image processing because the correct edge map cannot be obtained. In this paper, we propose a HT hardware architecture that provides the same results as the software implementation of Canny edge detection by using the idea of connected component analysis (CCA) hardware structure.

UR - http://www.scopus.com/inward/record.url?scp=85071464479&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85071464479&partnerID=8YFLogxK

U2 - 10.1109/ITC-CSCC.2019.8793293

DO - 10.1109/ITC-CSCC.2019.8793293

M3 - Conference contribution

T3 - 34th International Technical Conference on Circuits/Systems, Computers and Communications, ITC-CSCC 2019

BT - 34th International Technical Conference on Circuits/Systems, Computers and Communications, ITC-CSCC 2019

PB - Institute of Electrical and Electronics Engineers Inc.

T2 - 34th International Technical Conference on Circuits/Systems, Computers and Communications, ITC-CSCC 2019

Y2 - 23 June 2019 through 26 June 2019

ER -

Jang Y, Mun J, Nam Y, Kim J. Novel Hysteresis Thresholding FPGA Architecture for Accurate Canny Edge Map. In 34th International Technical Conference on Circuits/Systems, Computers and Communications, ITC-CSCC 2019. Institute of Electrical and Electronics Engineers Inc. 2019. 8793293. (34th International Technical Conference on Circuits/Systems, Computers and Communications, ITC-CSCC 2019). doi: 10.1109/ITC-CSCC.2019.8793293

Novel Hysteresis Thresholding FPGA Architecture for Accurate Canny Edge Map

Abstract

Publication series

Conference

All Science Journal Classification (ASJC) codes

Access to Document

Other files and links

Fingerprint

Cite this