Novel Error-Tolerant Voltage-Divider-Based Through-Silicon-Via Test Architecture

Youngkwang Lee, Donghyun Han, Sooryeong Lee, Sungho Kang

Research output: Contribution to journalArticlepeer-review


A voltage-divider-based through-silicon-via (TSV) test architecture tests the TSV by using the voltage value differently divided according to TSV defects. This architecture is widely used for TSV testing owing to its small hardware overhead and high test speed. However, the existing voltage-divider-based TSV test architectures are vulnerable to process-voltage-temperature (PVT) variations and noise. In addition, they cannot effectively detect pinhole defects. This study proposes a novel error-tolerant voltage-divider-based TSV test architecture to address these problems. The proposed architecture reduces the test errors by appropriately adjusting the on-resistance value of each MOSFET and adding a compensator circuit. In addition, it effectively detects the pinhole defects by modifying the voltage divider structure and changing the MOSFET control method. Experimental results reveal that the proposed architecture promptly tests various TSV defects and significantly reduces the test errors.

Original languageEnglish
Pages (from-to)308-321
Number of pages14
JournalIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Issue number1
Publication statusPublished - 2023 Jan 1

Bibliographical note

Publisher Copyright:
© 1982-2012 IEEE.

All Science Journal Classification (ASJC) codes

  • Software
  • Computer Graphics and Computer-Aided Design
  • Electrical and Electronic Engineering


Dive into the research topics of 'Novel Error-Tolerant Voltage-Divider-Based Through-Silicon-Via Test Architecture'. Together they form a unique fingerprint.

Cite this