Node pre-fetching architecture for real-time ray tracing

Jeong Soo Park; Woo Chan Park; Jae Ho Nah; Tack Don Han

doi:10.1587/elex.10.20130468

Node pre-fetching architecture for real-time ray tracing

Jeong Soo Park, Woo Chan Park, Jae Ho Nah, Tack Don Han

College of Computing

Research output: Contribution to journal › Article › peer-review

Abstract

The traversal process in accelerated ray tracing algorithms requires many memory transactions of an acceleration structure. We present a pre-fetching system to pre-load potential node data into a cache. Experimental results show that the proposed scheme increases the performance of a cache system by reducing the cache miss rate.

Original language	English
Article number	20130468
Journal	ieice electronics express
Volume	10
Issue number	14
DOIs	https://doi.org/10.1587/elex.10.20130468
Publication status	Published - 2013

All Science Journal Classification (ASJC) codes

Electronic, Optical and Magnetic Materials
Condensed Matter Physics
Electrical and Electronic Engineering

Access to Document

10.1587/elex.10.20130468

Cite this

@article{2db310d1301f45bb957b6b3a98f7c879,

title = "Node pre-fetching architecture for real-time ray tracing",

abstract = "The traversal process in accelerated ray tracing algorithms requires many memory transactions of an acceleration structure. We present a pre-fetching system to pre-load potential node data into a cache. Experimental results show that the proposed scheme increases the performance of a cache system by reducing the cache miss rate.",

author = "Park, {Jeong Soo} and Park, {Woo Chan} and Nah, {Jae Ho} and Han, {Tack Don}",

year = "2013",

doi = "10.1587/elex.10.20130468",

language = "English",

volume = "10",

journal = "ieice electronics express",

issn = "1349-2543",

publisher = "The Institute of Electronics, Information and Communication Engineers (IEICE)",

number = "14",

}

TY - JOUR

T1 - Node pre-fetching architecture for real-time ray tracing

AU - Park, Jeong Soo

AU - Park, Woo Chan

AU - Nah, Jae Ho

AU - Han, Tack Don

PY - 2013

Y1 - 2013

N2 - The traversal process in accelerated ray tracing algorithms requires many memory transactions of an acceleration structure. We present a pre-fetching system to pre-load potential node data into a cache. Experimental results show that the proposed scheme increases the performance of a cache system by reducing the cache miss rate.

AB - The traversal process in accelerated ray tracing algorithms requires many memory transactions of an acceleration structure. We present a pre-fetching system to pre-load potential node data into a cache. Experimental results show that the proposed scheme increases the performance of a cache system by reducing the cache miss rate.

UR - http://www.scopus.com/inward/record.url?scp=84880843157&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84880843157&partnerID=8YFLogxK

U2 - 10.1587/elex.10.20130468

DO - 10.1587/elex.10.20130468

M3 - Article

AN - SCOPUS:84880843157

SN - 1349-2543

VL - 10

JO - ieice electronics express

JF - ieice electronics express

IS - 14

M1 - 20130468

ER -

Node pre-fetching architecture for real-time ray tracing

Abstract

All Science Journal Classification (ASJC) codes

Access to Document

Other files and links

Fingerprint

Cite this