TY - GEN
T1 - New fast disparity estimation algorithm by diminishing search range and FPGA implementation
AU - Park, Jiyong
AU - Lee, Wonjae
AU - Kim, Jaeseok
PY - 2004
Y1 - 2004
N2 - This paper presents new fast disparity estimation algorithm by diminishing search range and the design of the real-time disparity estimation processor. The proposed algorithm isn't only able to reduce the computational load of disparity estimation but also the size of hardware while retaining good performance. The hardware architecture for the processor is proposed and was simulated in Verilog HDL. The processor was implemented on FPGA chip and is composed of about 180K logic gates. The disparity maps of the processor that can achieve over 60 frames per second for XGA (1024 by 768) were ranked 26th on the Middlebury stereo database with ground truth.
AB - This paper presents new fast disparity estimation algorithm by diminishing search range and the design of the real-time disparity estimation processor. The proposed algorithm isn't only able to reduce the computational load of disparity estimation but also the size of hardware while retaining good performance. The hardware architecture for the processor is proposed and was simulated in Verilog HDL. The processor was implemented on FPGA chip and is composed of about 180K logic gates. The disparity maps of the processor that can achieve over 60 frames per second for XGA (1024 by 768) were ranked 26th on the Middlebury stereo database with ground truth.
UR - http://www.scopus.com/inward/record.url?scp=10444259620&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=10444259620&partnerID=8YFLogxK
M3 - Conference contribution
AN - SCOPUS:10444259620
SN - 0780385276
T3 - 2004 IEEE International Symposium on Consumer Electronics - Proceedings
SP - 457
EP - 460
BT - 2004 IEEE International Symposium on Consumer Electronics - Proceedings
T2 - 2004 IEEE International Symposium on Consumer Electronics - Proceedings
Y2 - 1 September 2004 through 3 September 2004
ER -