Nerual signal recorder with tunable gain amplifier using low transconductance OTA

Dae Hoon Na; Tae Wook Kim

doi:10.1109/SOCDC.2010.5682978

Nerual signal recorder with tunable gain amplifier using low transconductance OTA

Dae Hoon Na, Tae Wook Kim

Department of Electrical and Electronic Engineering

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Abstract

In this paper, multi-channel neural signal recorder with tunable gain filter is proposed. It is characterized by small-gm OTA for lowering cutoff frequency. The prototype of the proposed system is designed in TSMC 0.18 μm CMOS technology. Filter consists of high pass filter of delta-gm structure OTA with 201.06 pA/V transconductance and tunable gain Gm-C low pass filter. Single slope ADC is used to convert filter output into dig-ital bits. The tunable gain range, bandwidth, CMRR and input referred noise of resulting filter are 20-68 dB, 20 Hz - 10 kHz, 185.7 dB at 5 kHz and 319 nV/√ Hz, respectively. Single slope ADC has 40 kS/s sampling rate and 1.2 V input range. Total power consumption per channel is 59 μW.

Original language	English
Title of host publication	2010 International SoC Design Conference, ISOCC 2010
Pages	43-46
Number of pages	4
DOIs	https://doi.org/10.1109/SOCDC.2010.5682978
Publication status	Published - 2010
Event	2010 International SoC Design Conference, ISOCC 2010 - Incheon, Korea, Republic of Duration: 2010 Nov 22 → 2010 Nov 23

Publication series

Name	2010 International SoC Design Conference, ISOCC 2010

Other

Other	2010 International SoC Design Conference, ISOCC 2010
Country/Territory	Korea, Republic of
City	Incheon
Period	10/11/22 → 10/11/23

All Science Journal Classification (ASJC) codes

Hardware and Architecture

Access to Document

10.1109/SOCDC.2010.5682978

Cite this

@inproceedings{e62cf3f34d94496083a28ef8d004a30e,

title = "Nerual signal recorder with tunable gain amplifier using low transconductance OTA",

abstract = "In this paper, multi-channel neural signal recorder with tunable gain filter is proposed. It is characterized by small-gm OTA for lowering cutoff frequency. The prototype of the proposed system is designed in TSMC 0.18 μm CMOS technology. Filter consists of high pass filter of delta-gm structure OTA with 201.06 pA/V transconductance and tunable gain Gm-C low pass filter. Single slope ADC is used to convert filter output into dig-ital bits. The tunable gain range, bandwidth, CMRR and input referred noise of resulting filter are 20-68 dB, 20 Hz - 10 kHz, 185.7 dB at 5 kHz and 319 nV/√ Hz, respectively. Single slope ADC has 40 kS/s sampling rate and 1.2 V input range. Total power consumption per channel is 59 μW.",

author = "Na, {Dae Hoon} and Kim, {Tae Wook}",

year = "2010",

doi = "10.1109/SOCDC.2010.5682978",

language = "English",

isbn = "9781424486335",

series = "2010 International SoC Design Conference, ISOCC 2010",

pages = "43--46",

booktitle = "2010 International SoC Design Conference, ISOCC 2010",

note = "2010 International SoC Design Conference, ISOCC 2010 ; Conference date: 22-11-2010 Through 23-11-2010",

}

Na, DH & Kim, TW 2010, Nerual signal recorder with tunable gain amplifier using low transconductance OTA. in 2010 International SoC Design Conference, ISOCC 2010., 5682978, 2010 International SoC Design Conference, ISOCC 2010, pp. 43-46, 2010 International SoC Design Conference, ISOCC 2010, Incheon, Korea, Republic of, 10/11/22. https://doi.org/10.1109/SOCDC.2010.5682978

TY - GEN

T1 - Nerual signal recorder with tunable gain amplifier using low transconductance OTA

AU - Na, Dae Hoon

AU - Kim, Tae Wook

PY - 2010

Y1 - 2010

N2 - In this paper, multi-channel neural signal recorder with tunable gain filter is proposed. It is characterized by small-gm OTA for lowering cutoff frequency. The prototype of the proposed system is designed in TSMC 0.18 μm CMOS technology. Filter consists of high pass filter of delta-gm structure OTA with 201.06 pA/V transconductance and tunable gain Gm-C low pass filter. Single slope ADC is used to convert filter output into dig-ital bits. The tunable gain range, bandwidth, CMRR and input referred noise of resulting filter are 20-68 dB, 20 Hz - 10 kHz, 185.7 dB at 5 kHz and 319 nV/√ Hz, respectively. Single slope ADC has 40 kS/s sampling rate and 1.2 V input range. Total power consumption per channel is 59 μW.

AB - In this paper, multi-channel neural signal recorder with tunable gain filter is proposed. It is characterized by small-gm OTA for lowering cutoff frequency. The prototype of the proposed system is designed in TSMC 0.18 μm CMOS technology. Filter consists of high pass filter of delta-gm structure OTA with 201.06 pA/V transconductance and tunable gain Gm-C low pass filter. Single slope ADC is used to convert filter output into dig-ital bits. The tunable gain range, bandwidth, CMRR and input referred noise of resulting filter are 20-68 dB, 20 Hz - 10 kHz, 185.7 dB at 5 kHz and 319 nV/√ Hz, respectively. Single slope ADC has 40 kS/s sampling rate and 1.2 V input range. Total power consumption per channel is 59 μW.

UR - http://www.scopus.com/inward/record.url?scp=79851494232&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=79851494232&partnerID=8YFLogxK

U2 - 10.1109/SOCDC.2010.5682978

DO - 10.1109/SOCDC.2010.5682978

M3 - Conference contribution

AN - SCOPUS:79851494232

SN - 9781424486335

T3 - 2010 International SoC Design Conference, ISOCC 2010

SP - 43

EP - 46

BT - 2010 International SoC Design Conference, ISOCC 2010

T2 - 2010 International SoC Design Conference, ISOCC 2010

Y2 - 22 November 2010 through 23 November 2010

ER -

Nerual signal recorder with tunable gain amplifier using low transconductance OTA

Abstract

Publication series

Other

All Science Journal Classification (ASJC) codes

Access to Document

Other files and links

Fingerprint

Cite this