Abstract
Advanced process technology allows high memory density. However, the memory cell shrinkage introduces more memory defects and this causes a memory yield problem. To overcome the issue, memory ECC has become a critical solution. This paper proposes a hardware architecture to support memory ECC utilizing memory spares. Overheads imposed by the proposed architecture are analyzed and compared against conventional non-ECC memory architecture.
Original language | English |
---|---|
Title of host publication | ISOCC 2016 - International SoC Design Conference |
Subtitle of host publication | Smart SoC for Intelligent Things |
Publisher | Institute of Electrical and Electronics Engineers Inc. |
Pages | 359-360 |
Number of pages | 2 |
ISBN (Electronic) | 9781467393089 |
DOIs | |
Publication status | Published - 2016 Dec 27 |
Event | 13th International SoC Design Conference, ISOCC 2016 - Jeju, Korea, Republic of Duration: 2016 Oct 23 → 2016 Oct 26 |
Publication series
Name | ISOCC 2016 - International SoC Design Conference: Smart SoC for Intelligent Things |
---|
Other
Other | 13th International SoC Design Conference, ISOCC 2016 |
---|---|
Country/Territory | Korea, Republic of |
City | Jeju |
Period | 16/10/23 → 16/10/26 |
Bibliographical note
Publisher Copyright:© 2016 IEEE.
All Science Journal Classification (ASJC) codes
- Hardware and Architecture
- Electrical and Electronic Engineering
- Instrumentation