Implementation method of a turbo-code decoder using a block-wise MAP algorithm

Goohyun Park, Sukhyon Yoon, Changeon Kang, Daesik Hong

Research output: Contribution to journalConference articlepeer-review

2 Citations (Scopus)


The several implementation methods of the MAP decoder are proposed in this paper. By using the novel time-shared process of a pipe-lined structure, the restriction of recursion process on state metric can be efficiently conquered, and the complexity of the MAP decoder can be reduced to the order of a SOVA (Soft Output Viterbi Algorithm) decoder. And, an efficient structure for the controller is also proposed for cdma-2000 system. The designed MAP decoder using a block-wise MAP algorithm has been implemented in only one 20,000 gate circuit. It has been validated by VHDL, which has been compared with the results of the initial simulation (C programs). The designed decoder has 300 kbps decoding processing ability with 8 times iterations on a FPGA circuit, and just has a deviation of about 0.1 to approximately 0.2 dB over the ideal MAP decoder, even if all hardware environments were considered.

Original languageEnglish
Pages (from-to)2956-2961
Number of pages6
JournalIEEE Vehicular Technology Conference
Issue number52 ND
Publication statusPublished - 2000
Event52nd Vehicular Technology Conference (IEEE VTS Fall VTC2000) - Boston, MA, USA
Duration: 2000 Sept 242000 Sept 28

All Science Journal Classification (ASJC) codes

  • Computer Science Applications
  • Electrical and Electronic Engineering
  • Applied Mathematics


Dive into the research topics of 'Implementation method of a turbo-code decoder using a block-wise MAP algorithm'. Together they form a unique fingerprint.

Cite this