High speed intra prediction scheme for H.264/AVC

Wonjae Lee; Yunho Jung; Seongjoo Lee; Jaesok Kim

doi:10.1109/TCE.2007.4429254

High speed intra prediction scheme for H.264/AVC

Wonjae Lee, Yunho Jung, Seongjoo Lee, Jaesok Kim

Department of Electrical and Electronic Engineering

Research output: Contribution to journal › Article › peer-review

22 Citations (Scopus)

Abstract

In this paper, a novel pipelined intra prediction scheme with prediction mode scheduling is proposed to design H.264/AVC video encoder for high-definition TV (HDTV) applications such as HD camcorder. Since the intra prediction of the current 4×4 block cannot be performed before the reconstruction of a previous 4×4 block, intra 4×4 prediction cannot be pipelined for high speed implementation. By rearranging the encoding order of intra 4×4 prediction, the proposed scheme can be pipelined while maintaining consistency with the standard. In order to further increase the hardware utilization, the prediction order of the nine intra 4×4 prediction modes is scheduled depending on the required pixels to generate the predicted images. With the proposed scheme, the intra 4×4 prediction can be pipelined, and the bubble between the blocks can be decreased without the performance degradation. Since the processing time is reduced by up to 41%, it can save the hardware resource. Thus, the proposed scheme can be a good solution for realtime HD sized encoding applications.

Original language	English
Pages (from-to)	1577-1582
Number of pages	6
Journal	IEEE Transactions on Consumer Electronics
Volume	53
Issue number	4
DOIs	https://doi.org/10.1109/TCE.2007.4429254
Publication status	Published - 2007 Nov

Bibliographical note

Funding Information:
1This work was supported by the MIC (Ministry of Information and Communication), Korea, under the ITRC (Information Technology Research Center) support program supervised by the IITA (Institute of Information Technology Assessment) and Yonsei University Institute of TMS Information Technology, a Brain Korea 21 program, Korea.. Wonjae Lee and Jaeseok Kim are with the School of Electrical and Electronic Engineering, Yonsei University, Seoul, 120-749, Korea (e-mail: {ellio, jaekim}@yonsei.ac.kr) Yunho Jung is with the Institute of TMS Information Technology, Yonsei University, Seoul, 120-749, Korea(e-mail: yhjung@yonsei.ac.kr) Seongjoo Lee is with the Department of Information and Communication Engineering, Sejong University, Seoul, 143-747, Korea (e-mail: seongjoo@sejong.ac.kr). Contributed Paper Manuscript received August 22, 2007 0098 3063/07/$20.00 © 2007 IEEE

All Science Journal Classification (ASJC) codes

Media Technology
Electrical and Electronic Engineering

Access to Document

10.1109/TCE.2007.4429254

Cite this

@article{3e3a3dd97c1c4aa6ad3adfb0a937313b,

title = "High speed intra prediction scheme for H.264/AVC",

abstract = "In this paper, a novel pipelined intra prediction scheme with prediction mode scheduling is proposed to design H.264/AVC video encoder for high-definition TV (HDTV) applications such as HD camcorder. Since the intra prediction of the current 4×4 block cannot be performed before the reconstruction of a previous 4×4 block, intra 4×4 prediction cannot be pipelined for high speed implementation. By rearranging the encoding order of intra 4×4 prediction, the proposed scheme can be pipelined while maintaining consistency with the standard. In order to further increase the hardware utilization, the prediction order of the nine intra 4×4 prediction modes is scheduled depending on the required pixels to generate the predicted images. With the proposed scheme, the intra 4×4 prediction can be pipelined, and the bubble between the blocks can be decreased without the performance degradation. Since the processing time is reduced by up to 41%, it can save the hardware resource. Thus, the proposed scheme can be a good solution for realtime HD sized encoding applications.",

author = "Wonjae Lee and Yunho Jung and Seongjoo Lee and Jaesok Kim",

note = "Funding Information: 1This work was supported by the MIC (Ministry of Information and Communication), Korea, under the ITRC (Information Technology Research Center) support program supervised by the IITA (Institute of Information Technology Assessment) and Yonsei University Institute of TMS Information Technology, a Brain Korea 21 program, Korea.. Wonjae Lee and Jaeseok Kim are with the School of Electrical and Electronic Engineering, Yonsei University, Seoul, 120-749, Korea (e-mail: {ellio, jaekim}@yonsei.ac.kr) Yunho Jung is with the Institute of TMS Information Technology, Yonsei University, Seoul, 120-749, Korea(e-mail: yhjung@yonsei.ac.kr) Seongjoo Lee is with the Department of Information and Communication Engineering, Sejong University, Seoul, 143-747, Korea (e-mail: seongjoo@sejong.ac.kr). Contributed Paper Manuscript received August 22, 2007 0098 3063/07/$20.00 {\textcopyright} 2007 IEEE",

year = "2007",

month = nov,

doi = "10.1109/TCE.2007.4429254",

language = "English",

volume = "53",

pages = "1577--1582",

journal = "IEEE Transactions on Consumer Electronics",

issn = "0098-3063",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

number = "4",

}

TY - JOUR

T1 - High speed intra prediction scheme for H.264/AVC

AU - Lee, Wonjae

AU - Jung, Yunho

AU - Lee, Seongjoo

AU - Kim, Jaesok

N1 - Funding Information: 1This work was supported by the MIC (Ministry of Information and Communication), Korea, under the ITRC (Information Technology Research Center) support program supervised by the IITA (Institute of Information Technology Assessment) and Yonsei University Institute of TMS Information Technology, a Brain Korea 21 program, Korea.. Wonjae Lee and Jaeseok Kim are with the School of Electrical and Electronic Engineering, Yonsei University, Seoul, 120-749, Korea (e-mail: {ellio, jaekim}@yonsei.ac.kr) Yunho Jung is with the Institute of TMS Information Technology, Yonsei University, Seoul, 120-749, Korea(e-mail: yhjung@yonsei.ac.kr) Seongjoo Lee is with the Department of Information and Communication Engineering, Sejong University, Seoul, 143-747, Korea (e-mail: seongjoo@sejong.ac.kr). Contributed Paper Manuscript received August 22, 2007 0098 3063/07/$20.00 © 2007 IEEE

PY - 2007/11

Y1 - 2007/11

N2 - In this paper, a novel pipelined intra prediction scheme with prediction mode scheduling is proposed to design H.264/AVC video encoder for high-definition TV (HDTV) applications such as HD camcorder. Since the intra prediction of the current 4×4 block cannot be performed before the reconstruction of a previous 4×4 block, intra 4×4 prediction cannot be pipelined for high speed implementation. By rearranging the encoding order of intra 4×4 prediction, the proposed scheme can be pipelined while maintaining consistency with the standard. In order to further increase the hardware utilization, the prediction order of the nine intra 4×4 prediction modes is scheduled depending on the required pixels to generate the predicted images. With the proposed scheme, the intra 4×4 prediction can be pipelined, and the bubble between the blocks can be decreased without the performance degradation. Since the processing time is reduced by up to 41%, it can save the hardware resource. Thus, the proposed scheme can be a good solution for realtime HD sized encoding applications.

AB - In this paper, a novel pipelined intra prediction scheme with prediction mode scheduling is proposed to design H.264/AVC video encoder for high-definition TV (HDTV) applications such as HD camcorder. Since the intra prediction of the current 4×4 block cannot be performed before the reconstruction of a previous 4×4 block, intra 4×4 prediction cannot be pipelined for high speed implementation. By rearranging the encoding order of intra 4×4 prediction, the proposed scheme can be pipelined while maintaining consistency with the standard. In order to further increase the hardware utilization, the prediction order of the nine intra 4×4 prediction modes is scheduled depending on the required pixels to generate the predicted images. With the proposed scheme, the intra 4×4 prediction can be pipelined, and the bubble between the blocks can be decreased without the performance degradation. Since the processing time is reduced by up to 41%, it can save the hardware resource. Thus, the proposed scheme can be a good solution for realtime HD sized encoding applications.

UR - http://www.scopus.com/inward/record.url?scp=39549114457&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=39549114457&partnerID=8YFLogxK

U2 - 10.1109/TCE.2007.4429254

DO - 10.1109/TCE.2007.4429254

M3 - Article

AN - SCOPUS:39549114457

SN - 0098-3063

VL - 53

SP - 1577

EP - 1582

JO - IEEE Transactions on Consumer Electronics

JF - IEEE Transactions on Consumer Electronics

IS - 4

ER -

High speed intra prediction scheme for H.264/AVC

Abstract

Bibliographical note

All Science Journal Classification (ASJC) codes

Access to Document

Other files and links

Fingerprint

Cite this