High-MDSI: A high-level signal integrity fault test pattern generation method for interconnects

Chun Sunghoon, Kim Yongjoon, Kang Sungho

Research output: Chapter in Book/Report/Conference proceedingConference contribution

3 Citations (Scopus)


Unacceptable loss of signal integrity may cause permanent or intermittent harm to the functionality and performance of SoCs. In this paper, considering the interconnection topology information, an abstract model and a new test pattern generation method of signal integrity problems on interconnects are proposed. In addition, previous SPICE-based pattern generation methods are too complex and time consuming to generate test patterns for signal integrity faults. To overcome this problem, we also develop a new high-level test pattern generation method by using the abstract signal integrity fault model. Experimental results show that the proposed signal integrity fault model is more exact for long interconnects than previous approaches. In addition, the proposed method is much faster than the SPICE-based pattern generation method.

Original languageEnglish
Title of host publicationProceedings of the 16th Asian Test Symposium, ATS 2007
Number of pages4
Publication statusPublished - 2007
Event16th Asian Test Symposium, ATS 2007 - Beijing, China
Duration: 2007 Oct 82007 Oct 11

Publication series

NameProceedings of the Asian Test Symposium
ISSN (Print)1081-7735


Other16th Asian Test Symposium, ATS 2007

All Science Journal Classification (ASJC) codes

  • Electrical and Electronic Engineering


Dive into the research topics of 'High-MDSI: A high-level signal integrity fault test pattern generation method for interconnects'. Together they form a unique fingerprint.

Cite this