Abstract
The high density of 3D NAND-based SSDs comes with longer write latencies due to the increasing program complexity. To address this write performance degradation issue, NAND flash manufacturers implement a 3D NAND-specific full-sequence program (FSP) operation. The FSP can program multiple-bit information into a cell simultaneously with the same latency as the baseline program operation, thereby dramatically boosting the write performance. However, directly adopting the (large granularity) FSP operation in SSD firmware can result in a lifetime degradation problem, where small writes are amplified to large granularities with a significant fraction of empty data. This problem cannot completely be mitigated by the DRAM buffer in the SSDs since the 'sync' commands from the host prevent the DRAM buffer from accumulating enough written data. To solve this FSP-induced performance/lifetime dilemma, in this work, we propose and evaluate GSSA (Generalized and Specialized Scramble Allocation), a novel written-data allocation scheme in SSD firmware, which considers both various 3D NAND program operations and the internal 3D NAND flash architecture. By adopting GSSA, SSDs can enjoy the performance benefits brought by the FSP without excessively consuming the lifetime. Our experimental evaluations reveal that GSSA can achieve the throughput and the spent-lifetime of the best-performance and best-lifetime single granularity schemes, respectively.
Original language | English |
---|---|
Title of host publication | Proceeding - 27th IEEE International Symposium on High Performance Computer Architecture, HPCA 2021 |
Publisher | IEEE Computer Society |
Pages | 426-439 |
Number of pages | 14 |
ISBN (Electronic) | 9780738123370 |
DOIs | |
Publication status | Published - 2021 Feb |
Event | 27th Annual IEEE International Symposium on High Performance Computer Architecture, HPCA 2021 - Virtual, Seoul, Korea, Republic of Duration: 2021 Feb 27 → 2021 Mar 1 |
Publication series
Name | Proceedings - International Symposium on High-Performance Computer Architecture |
---|---|
Volume | 2021-February |
ISSN (Print) | 1530-0897 |
Conference
Conference | 27th Annual IEEE International Symposium on High Performance Computer Architecture, HPCA 2021 |
---|---|
Country/Territory | Korea, Republic of |
City | Virtual, Seoul |
Period | 21/2/27 → 21/3/1 |
Bibliographical note
Funding Information:This research is supported by NSF grants 1629915, 1629129, 1931531, 2008398, 1822923 and 1908793, and a grant from Intel. Jung is supported by NRF 2016R1C1B2015312, DOE DE-AC02-05CH 11231, KAIST Start-Up Grant (G01190015), KAIST IDEC, ETRI 20RS1100, and Samsung Electronics (G01200447/G01200368). Other product names used in this publication are for identification purposes only and may be trademarks of their respective companies.
Publisher Copyright:
© 2021 IEEE.
All Science Journal Classification (ASJC) codes
- Hardware and Architecture