Efficient algorithm and architecture for post-processor in HDTV

Jae Wook Lee, Jeong Woo Park, Myung Hoon Yang, Sungho Kang, Yoonsik Choe

Research output: Contribution to journalArticlepeer-review

8 Citations (Scopus)


To display high quality images on the monitor screen in HDTV, the processed image data must be converted into the form appropriate for the real-time display. This paper presents the efficient algorithm and architecture for the post-processor, which has four functions. The first function is to remove blocking effect in HDTV images, and the second function is to convert the scan formats appropriate for the display. The third function is to convert the YUV format image signals into the RGB format signals. The final function is the γ correction for better quality images. To reduce the size of a memory, a memory is partitioned into many memory banks. Also, to improve the operation speed, a pipelined parallel architecture and a memory scheduling technique are adopted. Therefore this architecture is very fast and uses small size memory banks, and this makes it possible to realize a real-time signal processor.

Original languageEnglish
Pages (from-to)16-26
Number of pages11
JournalIEEE Transactions on Consumer Electronics
Issue number1
Publication statusPublished - 1998

All Science Journal Classification (ASJC) codes

  • Media Technology
  • Electrical and Electronic Engineering


Dive into the research topics of 'Efficient algorithm and architecture for post-processor in HDTV'. Together they form a unique fingerprint.

Cite this