Effective fixed-point pipelined divider for mobile rendering processors

Woo Chan Park, Jun Hyun Bae, Jinhong Park, Tack Don Han, Yong Jin Park

Research output: Contribution to journalArticlepeer-review


In this paper, we proposed that an area- and speedeffective fixed-point pipelined divider be used for reducing the bit-width of a division unit to fit a mobile rendering processor. To decide the bit-width of a division unit, error analysis has been carried out in various ways. As a result, when the original bit-width was 31-bit, the proposed method reduced the bit-width to 24-bit and reduced the area by 42% with a maximum error of 0.00001%.

Original languageEnglish
Pages (from-to)1443-1448
Number of pages6
JournalIEICE Transactions on Information and Systems
Issue number7
Publication statusPublished - 2013 Jul

All Science Journal Classification (ASJC) codes

  • Software
  • Hardware and Architecture
  • Computer Vision and Pattern Recognition
  • Electrical and Electronic Engineering
  • Artificial Intelligence


Dive into the research topics of 'Effective fixed-point pipelined divider for mobile rendering processors'. Together they form a unique fingerprint.

Cite this