Design and analysis of flash translation layers for multi-channel NAND flash-based storage devices

Sang Hoon Park, Seung Hwan Ha, Kwanhu Bang, Eui Young Chung

Research output: Contribution to journalArticlepeer-review

46 Citations (Scopus)


NAND Flash-based Storage Devices (NFSDs) have been replacing the conventional magnetic storage devices in many consumer electronic systems. One of the advantages of NFSDs is their read/write bandwidth, which is higher than that of the magnetic storage devices. For further increase of their bandwidth, high-end NFSDs employ multichannel and multi-way architectures in which it is possible to access the NAND Flash Memories (NFMs) in parallel for amortizing the long latency of NFMs. Even though this architecture provides higher bandwidth from the hardware perspective, the overall performance of an NFSD critically depends on how efficiently the multiple channels and ways are utilized. In this regard, the key design component is an intermediate software layer called Flash Translation Layer (FTL), since it manages the hardware resources as well as data. To the best of authors' knowledge, this is the first work to propose a general method to design an FTL for multichannel/multi-way NFSDs (FTL-MM). The proposed design method consists of two steps. First, we design an FTL for a single-channel/ single-way NFSD (FTL-SS). Second, we extend the FTL to support an NFSD with an arbitrary number of channels and ways. To prove the generality and effectiveness of the proposed method, we apply the method to three well-known FTLs. The experimental results indicate that the FTLs enhanced by our approach are comparable to the ideal FTL and that their performance is scalable to various channel/way architectures. Quantitatively speaking, the average channel utilization decreases by at most 10%, when we increase the number of channels and ways up to four.

Original languageEnglish
Pages (from-to)1392-1400
Number of pages9
JournalIEEE Transactions on Consumer Electronics
Issue number3
Publication statusPublished - 2009

Bibliographical note

Funding Information:
1This work was supported in part by the IT R&D program of MKE/IITA 2009-S005-01(Development of Configurable Devices & S/W environment), by the Korea Research Foundation Grant funded by the Korean Government (MEST) (KRF-2007-313-D00578), and by Hynix Semiconductor Inc.. Sang-Hoon Park, Seung-Hwan Ha, Kwanhu Bang, and Eui-Young Chung are with School of Electrical and Electronic Engineering, Yonsei University, Seoul, 120-740, Korea (e-mail: {soskhong, shha}, {lamar49, eychung} Contributed Paper Manuscript received July 15, 2009 0098 3063/09/$20.00 © 2009 IEEE

All Science Journal Classification (ASJC) codes

  • Media Technology
  • Electrical and Electronic Engineering


Dive into the research topics of 'Design and analysis of flash translation layers for multi-channel NAND flash-based storage devices'. Together they form a unique fingerprint.

Cite this