Demonstration of 60-GHz link using a 1.6-Gb/s mixed-mode BPSK demodulator

Kwang Chun Choi; Minsu Ko; Duho Kim; Woo Young Choi

doi:10.1587/transele.E93.C.1704

Demonstration of 60-GHz link using a 1.6-Gb/s mixed-mode BPSK demodulator

Kwang Chun Choi, Minsu Ko, Duho Kim, Woo Young Choi

Department of Electrical and Electronic Engineering

Research output: Contribution to journal › Article › peer-review

2 Citations (Scopus)

Abstract

A mixed-mode high-speed binary phase-shift keying (BPSK) demodulator for IEEE802.15.3c mm-wave wireless personal area network (WPAN) application is realized with 0.18-μm CMOS process. The proposed demodulator scheme does not require any analog-to-digital converters (ADC) and, consequently, can have advantages over the conventional schemes for high-data-rate demodulation. The demodulator core consumes 53.8 mW from 2.5-V power supply while the chip area is 380 × 500 μm². The fabricated chip is verified by 60-GHz wireless link tests with 1.6-Gb/s data.

Original language	English
Pages (from-to)	1704-1707
Number of pages	4
Journal	IEICE Transactions on Electronics
Volume	E93-C
Issue number	12
DOIs	https://doi.org/10.1587/transele.E93.C.1704
Publication status	Published - 2010 Dec

All Science Journal Classification (ASJC) codes

Electronic, Optical and Magnetic Materials
Electrical and Electronic Engineering

Access to Document

10.1587/transele.E93.C.1704

Cite this

@article{f4604cfcee8f445e967b12f117af45b1,

title = "Demonstration of 60-GHz link using a 1.6-Gb/s mixed-mode BPSK demodulator",

abstract = "A mixed-mode high-speed binary phase-shift keying (BPSK) demodulator for IEEE802.15.3c mm-wave wireless personal area network (WPAN) application is realized with 0.18-μm CMOS process. The proposed demodulator scheme does not require any analog-to-digital converters (ADC) and, consequently, can have advantages over the conventional schemes for high-data-rate demodulation. The demodulator core consumes 53.8 mW from 2.5-V power supply while the chip area is 380 × 500 μm2. The fabricated chip is verified by 60-GHz wireless link tests with 1.6-Gb/s data.",

author = "Choi, {Kwang Chun} and Minsu Ko and Duho Kim and Choi, {Woo Young}",

year = "2010",

month = dec,

doi = "10.1587/transele.E93.C.1704",

language = "English",

volume = "E93-C",

pages = "1704--1707",

journal = "IEICE Transactions on Electronics",

issn = "0916-8524",

publisher = "Maruzen Co., Ltd/Maruzen Kabushikikaisha",

number = "12",

}

TY - JOUR

T1 - Demonstration of 60-GHz link using a 1.6-Gb/s mixed-mode BPSK demodulator

AU - Choi, Kwang Chun

AU - Ko, Minsu

AU - Kim, Duho

AU - Choi, Woo Young

PY - 2010/12

Y1 - 2010/12

N2 - A mixed-mode high-speed binary phase-shift keying (BPSK) demodulator for IEEE802.15.3c mm-wave wireless personal area network (WPAN) application is realized with 0.18-μm CMOS process. The proposed demodulator scheme does not require any analog-to-digital converters (ADC) and, consequently, can have advantages over the conventional schemes for high-data-rate demodulation. The demodulator core consumes 53.8 mW from 2.5-V power supply while the chip area is 380 × 500 μm2. The fabricated chip is verified by 60-GHz wireless link tests with 1.6-Gb/s data.

AB - A mixed-mode high-speed binary phase-shift keying (BPSK) demodulator for IEEE802.15.3c mm-wave wireless personal area network (WPAN) application is realized with 0.18-μm CMOS process. The proposed demodulator scheme does not require any analog-to-digital converters (ADC) and, consequently, can have advantages over the conventional schemes for high-data-rate demodulation. The demodulator core consumes 53.8 mW from 2.5-V power supply while the chip area is 380 × 500 μm2. The fabricated chip is verified by 60-GHz wireless link tests with 1.6-Gb/s data.

UR - http://www.scopus.com/inward/record.url?scp=78649994817&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=78649994817&partnerID=8YFLogxK

U2 - 10.1587/transele.E93.C.1704

DO - 10.1587/transele.E93.C.1704

M3 - Article

AN - SCOPUS:78649994817

SN - 0916-8524

VL - E93-C

SP - 1704

EP - 1707

JO - IEICE Transactions on Electronics

JF - IEICE Transactions on Electronics

IS - 12

ER -

Demonstration of 60-GHz link using a 1.6-Gb/s mixed-mode BPSK demodulator

Abstract

All Science Journal Classification (ASJC) codes

Access to Document

Other files and links

Fingerprint

Cite this