Demonstration of 60-GHz link using a 1.6-Gb/s mixed-mode BPSK demodulator

Kwang Chun Choi, Minsu Ko, Duho Kim, Woo Young Choi

Research output: Contribution to journalArticlepeer-review

2 Citations (Scopus)


A mixed-mode high-speed binary phase-shift keying (BPSK) demodulator for IEEE802.15.3c mm-wave wireless personal area network (WPAN) application is realized with 0.18-μm CMOS process. The proposed demodulator scheme does not require any analog-to-digital converters (ADC) and, consequently, can have advantages over the conventional schemes for high-data-rate demodulation. The demodulator core consumes 53.8 mW from 2.5-V power supply while the chip area is 380 × 500 μm2. The fabricated chip is verified by 60-GHz wireless link tests with 1.6-Gb/s data.

Original languageEnglish
Pages (from-to)1704-1707
Number of pages4
JournalIEICE Transactions on Electronics
Issue number12
Publication statusPublished - 2010 Dec

All Science Journal Classification (ASJC) codes

  • Electronic, Optical and Magnetic Materials
  • Electrical and Electronic Engineering


Dive into the research topics of 'Demonstration of 60-GHz link using a 1.6-Gb/s mixed-mode BPSK demodulator'. Together they form a unique fingerprint.

Cite this