Cooperative cache system: A low power cache system for embedded processors

Gi Ho Park, Kil Whan Lee, Tack Don Han, Shin Dug Kim

Research output: Contribution to journalArticlepeer-review

2 Citations (Scopus)


This paper presents a dual data cache system structure, called a cooperative cache system, that is designed as a low power cache structure for embedded processors. The cooperative cache system consists of two caches, i.e., a direct-mapped temporal oriented cache (TOC) and a four-way set-associative spatial oriented cache (SOC). The cooperative cache system achieves improvement in performance and reduction in power consumption by virtue of the structural characteristics of the two caches designed inherently to help each other. An evaluation chip of an embedded processor having the cooperative cache system is manufactured by Samsung Electronics Co. with 0.25 μm 4-metal process technology.

Original languageEnglish
Pages (from-to)708-717
Number of pages10
JournalIEICE Transactions on Electronics
Issue number4
Publication statusPublished - 2007 Apr

All Science Journal Classification (ASJC) codes

  • Electronic, Optical and Magnetic Materials
  • Electrical and Electronic Engineering


Dive into the research topics of 'Cooperative cache system: A low power cache system for embedded processors'. Together they form a unique fingerprint.

Cite this