Convergence analysis of the cascaded 2nd order dual servo loop adaptive line equalizer

Kwisung Yoo; Gunhee Han

doi:10.1007/s10470-005-4011-x

Convergence analysis of the cascaded 2nd order dual servo loop adaptive line equalizer

Kwisung Yoo, Gunhee Han

School of Integrated Technology

Research output: Contribution to journal › Article › peer-review

Abstract

The transmission of high-speed data on a cable suffers from frequency-dependent loss that causes significant inter symbol interference. Although a 1st order adaptive equalizer is sufficient to compensate the limited bandwidth for relatively low data rate, a higher order equalizer is essential as the data rate is increased. This paper proposes a 2nd order dual servo loop adaptive equalizer and provides its convergence analysis.

Original language	English
Pages (from-to)	183-190
Number of pages	8
Journal	Analog Integrated Circuits and Signal Processing
Volume	45
Issue number	2
DOIs	https://doi.org/10.1007/s10470-005-4011-x
Publication status	Published - 2005 Nov

Bibliographical note

Funding Information:
This work has been supported by the Ministry of Information & Communications, Republic of Korea, under the Information Technology Research Center (ITRC) Support Program.

All Science Journal Classification (ASJC) codes

Signal Processing
Hardware and Architecture
Surfaces, Coatings and Films

Access to Document

10.1007/s10470-005-4011-x

Cite this

@article{89817fe55a51421481e37032afd3c3d9,

title = "Convergence analysis of the cascaded 2nd order dual servo loop adaptive line equalizer",

abstract = "The transmission of high-speed data on a cable suffers from frequency-dependent loss that causes significant inter symbol interference. Although a 1st order adaptive equalizer is sufficient to compensate the limited bandwidth for relatively low data rate, a higher order equalizer is essential as the data rate is increased. This paper proposes a 2nd order dual servo loop adaptive equalizer and provides its convergence analysis.",

author = "Kwisung Yoo and Gunhee Han",

note = "Funding Information: This work has been supported by the Ministry of Information & Communications, Republic of Korea, under the Information Technology Research Center (ITRC) Support Program.",

year = "2005",

month = nov,

doi = "10.1007/s10470-005-4011-x",

language = "English",

volume = "45",

pages = "183--190",

journal = "Analog Integrated Circuits and Signal Processing",

issn = "0925-1030",

publisher = "Springer Netherlands",

number = "2",

}

TY - JOUR

T1 - Convergence analysis of the cascaded 2nd order dual servo loop adaptive line equalizer

AU - Yoo, Kwisung

AU - Han, Gunhee

N1 - Funding Information: This work has been supported by the Ministry of Information & Communications, Republic of Korea, under the Information Technology Research Center (ITRC) Support Program.

PY - 2005/11

Y1 - 2005/11

N2 - The transmission of high-speed data on a cable suffers from frequency-dependent loss that causes significant inter symbol interference. Although a 1st order adaptive equalizer is sufficient to compensate the limited bandwidth for relatively low data rate, a higher order equalizer is essential as the data rate is increased. This paper proposes a 2nd order dual servo loop adaptive equalizer and provides its convergence analysis.

AB - The transmission of high-speed data on a cable suffers from frequency-dependent loss that causes significant inter symbol interference. Although a 1st order adaptive equalizer is sufficient to compensate the limited bandwidth for relatively low data rate, a higher order equalizer is essential as the data rate is increased. This paper proposes a 2nd order dual servo loop adaptive equalizer and provides its convergence analysis.

UR - http://www.scopus.com/inward/record.url?scp=25444525141&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=25444525141&partnerID=8YFLogxK

U2 - 10.1007/s10470-005-4011-x

DO - 10.1007/s10470-005-4011-x

M3 - Article

AN - SCOPUS:25444525141

SN - 0925-1030

VL - 45

SP - 183

EP - 190

JO - Analog Integrated Circuits and Signal Processing

JF - Analog Integrated Circuits and Signal Processing

IS - 2

ER -

Convergence analysis of the cascaded 2nd order dual servo loop adaptive line equalizer

Abstract

Bibliographical note

All Science Journal Classification (ASJC) codes

Access to Document

Other files and links

Fingerprint

Cite this