Abstract
As the complexity of chip increases, the importance of post silicon verification is escalated. Trace buffer is a commonly used hardware architecture to achieve an efficient debug process. It is advantageous since it is able to store internal values which are captured during system operation at-speed. However, it cannot store a vast number of signals due to its limited storage. Therefore, it is very important to select appropriate internal signals for efficient debug. In this paper, we propose a new signal selection scheme to detect errors as close as its occurrence cycle.
Original language | English |
---|---|
Title of host publication | 2016 IEEE International Conference on Consumer Electronics-Asia, ICCE-Asia 2016 |
Publisher | Institute of Electrical and Electronics Engineers Inc. |
ISBN (Electronic) | 9781509027439 |
DOIs | |
Publication status | Published - 2017 Jan 3 |
Event | 2016 IEEE International Conference on Consumer Electronics-Asia, ICCE-Asia 2016 - Seoul, Korea, Republic of Duration: 2016 Oct 26 → 2016 Oct 28 |
Publication series
Name | 2016 IEEE International Conference on Consumer Electronics-Asia, ICCE-Asia 2016 |
---|
Other
Other | 2016 IEEE International Conference on Consumer Electronics-Asia, ICCE-Asia 2016 |
---|---|
Country/Territory | Korea, Republic of |
City | Seoul |
Period | 16/10/26 → 16/10/28 |
Bibliographical note
Publisher Copyright:© 2016 IEEE.
All Science Journal Classification (ASJC) codes
- Electrical and Electronic Engineering
- Instrumentation