@inproceedings{3a57e4b01c79479495b01951d2b42bea,
title = "An effective interfacing adapter for PRAM based main memory via flexible management DRAM buffer",
abstract = "An interfacing adapter is required between cache layer and PRAM based main memory to cover the shortcomings of PRAM. Thus this research is to design a flexible DRAM buffer (FDB) structure, which can improves performance by prefetch candidate data into FDB to reduce the miss penalty, and extends PRAM lifetime by filtering a large portion of write back data upon eviction from last level cache. Our results show that FDB can effectively minimize the access latency to achieve similar performance to the case of DRAM main memory and reduce a certain degree of write count to PRAM, thus limited endurance can get some respite thereby, typically extend their life expectancy.",
keywords = "Buffer management, Memory hierarchy, PRAM",
author = "Bian, {Mei Ying} and Yoon, {Su Kyung} and Kim, {Shin Dug}",
year = "2013",
doi = "10.1007/978-94-007-5860-5_148",
language = "English",
isbn = "9789400758599",
series = "Lecture Notes in Electrical Engineering",
pages = "1237--1242",
booktitle = "IT Convergence and Security 2012",
note = "International Conference on IT Convergence and Security, ICITCS 2012 ; Conference date: 05-12-2012 Through 07-12-2012",
}