Abstract
We present a selective filter-bank translation lookaside buffer (TLB) system with low power consumption for embedded processors. The proposed TLB is constructed as multiple banks with a small two-bank buffer, called a filter-bank buffer, located above its associated bank. Either a filter-bank buffer or a main bank TLB can be selectively accessed, based on two bits in the filter-bank buffer. Energy savings are achieved by reducing the number of entries accessed at a time, by using filtering and the bank mechanism. The overhead of the proposed TLB turns out to be negligible compared with other hierarchical structures. Simulation results show that the energy×delay product can be reduced by about 88% compared with a fully -associative TLB, 75% with respect to a filter-TLB, and 51% relative to a banked-filter TLB.
Original language | English |
---|---|
Title of host publication | ISLPED 2003 - Proceedings of the 2003 International Symposium on Low Power Electronics and Design |
Publisher | Institute of Electrical and Electronics Engineers Inc. |
Pages | 312-317 |
Number of pages | 6 |
ISBN (Electronic) | 158113682X |
DOIs | |
Publication status | Published - 2003 |
Event | 2003 International Symposium on Low Power Electronics and Design, ISLPED 2003 - Seoul, Korea, Republic of Duration: 2003 Aug 25 → 2003 Aug 27 |
Publication series
Name | Proceedings of the International Symposium on Low Power Electronics and Design |
---|---|
Volume | 2003-January |
ISSN (Print) | 1533-4678 |
Conference
Conference | 2003 International Symposium on Low Power Electronics and Design, ISLPED 2003 |
---|---|
Country/Territory | Korea, Republic of |
City | Seoul |
Period | 03/8/25 → 03/8/27 |
Bibliographical note
Publisher Copyright:© 2003 ACM.
All Science Journal Classification (ASJC) codes
- Engineering(all)