TY - JOUR
T1 - A new NAND-type flash memory package with smart buffer system for spatial and temporal localities
AU - Lee, Jung Hoon
AU - Park, Gi Ho
AU - Kim, Shin Dug
PY - 2005/2
Y1 - 2005/2
N2 - This research is to design a high performance NAND-type flash memory package with a smart buffer cache that enhances the exploitation of spatial and temporal locality. The proposed buffer structure in a NAND flash memory package, called as a smart buffer cache, consists of three parts, i.e., a fully-associative victim buffer with a small page size, a fully-associative spatial buffer with a large page size, and a dynamic fetching unit. This new NAND-type flash memory package can achieve dramatically higher performance and lower power consumption compared with any conventional NAND-type flash memory module. Our results show that the NAND flash memory package with a smart buffer cache can reduce the miss ratio by around 70% and the average memory access time by around 67%, over the conventional NAND flash memory configuration. Also, the average miss ratio and the average memory access time of the package module with smart buffer cache for a given buffer space (e.g., 3 KB) can achieve better performance than package modules with a conventional direct-mapped buffer with eight times (e.g., 32 KB) or than a fully-associative configuration with twice as much space (e.g., 8 KB).
AB - This research is to design a high performance NAND-type flash memory package with a smart buffer cache that enhances the exploitation of spatial and temporal locality. The proposed buffer structure in a NAND flash memory package, called as a smart buffer cache, consists of three parts, i.e., a fully-associative victim buffer with a small page size, a fully-associative spatial buffer with a large page size, and a dynamic fetching unit. This new NAND-type flash memory package can achieve dramatically higher performance and lower power consumption compared with any conventional NAND-type flash memory module. Our results show that the NAND flash memory package with a smart buffer cache can reduce the miss ratio by around 70% and the average memory access time by around 67%, over the conventional NAND flash memory configuration. Also, the average miss ratio and the average memory access time of the package module with smart buffer cache for a given buffer space (e.g., 3 KB) can achieve better performance than package modules with a conventional direct-mapped buffer with eight times (e.g., 32 KB) or than a fully-associative configuration with twice as much space (e.g., 8 KB).
UR - http://www.scopus.com/inward/record.url?scp=12344283204&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=12344283204&partnerID=8YFLogxK
U2 - 10.1016/j.sysarc.2004.10.002
DO - 10.1016/j.sysarc.2004.10.002
M3 - Article
AN - SCOPUS:12344283204
SN - 1383-7621
VL - 51
SP - 111
EP - 123
JO - Journal of Systems Architecture
JF - Journal of Systems Architecture
IS - 2
ER -