A Low-Voltage PLL with a Supply-Noise Compensated Feedforward Ring VCO

Sung Geun Kim; Jinsoo Rhim; Dae Hyun Kwon; Min Hyeong Kim; Woo Young Choi

doi:10.1109/TCSII.2016.2531199

A Low-Voltage PLL with a Supply-Noise Compensated Feedforward Ring VCO

Sung Geun Kim, Jinsoo Rhim, Dae Hyun Kwon, Min Hyeong Kim, Woo Young Choi

Department of Electrical and Electronic Engineering

Research output: Contribution to journal › Article › peer-review

25 Citations (Scopus)

Abstract

A low-voltage phase-locked-loop (PLL) circuit with a supply-noise-compensated feedforward ring voltage-controlled oscillator (FRVCO) is demonstrated. The oscillation frequency fluctuation due to supply noise is compensated by adjusting the ratio of driving strength in feedforward and direct paths in FRVCO. A prototype 400-MHz PLL circuit operating at 0.65 V is fabricated with 180-nm standard CMOS process. Measurement results show that supply-noise compensation is successfully achieved. Our PLL consumes only 242.1 μW.

Original language	English
Article number	7410038
Pages (from-to)	548-552
Number of pages	5
Journal	IEEE Transactions on Circuits and Systems II: Express Briefs
Volume	63
Issue number	6
DOIs	https://doi.org/10.1109/TCSII.2016.2531199
Publication status	Published - 2016 Jun

Bibliographical note

Funding Information:
This work was supported by the National Research Foundation of Korea funded by the Ministry of Education, Science, and Technology of Korea under Grant 2015R1A2A2A01007772.

Publisher Copyright:
© 2016 IEEE.

All Science Journal Classification (ASJC) codes

Electrical and Electronic Engineering

Access to Document

10.1109/TCSII.2016.2531199

Cite this

@article{e6f7e92841ba4f268e674a46d3b17dd3,

title = "A Low-Voltage PLL with a Supply-Noise Compensated Feedforward Ring VCO",

abstract = "A low-voltage phase-locked-loop (PLL) circuit with a supply-noise-compensated feedforward ring voltage-controlled oscillator (FRVCO) is demonstrated. The oscillation frequency fluctuation due to supply noise is compensated by adjusting the ratio of driving strength in feedforward and direct paths in FRVCO. A prototype 400-MHz PLL circuit operating at 0.65 V is fabricated with 180-nm standard CMOS process. Measurement results show that supply-noise compensation is successfully achieved. Our PLL consumes only 242.1 μW.",

author = "Kim, {Sung Geun} and Jinsoo Rhim and Kwon, {Dae Hyun} and Kim, {Min Hyeong} and Choi, {Woo Young}",

note = "Funding Information: This work was supported by the National Research Foundation of Korea funded by the Ministry of Education, Science, and Technology of Korea under Grant 2015R1A2A2A01007772. Publisher Copyright: {\textcopyright} 2016 IEEE.",

year = "2016",

month = jun,

doi = "10.1109/TCSII.2016.2531199",

language = "English",

volume = "63",

pages = "548--552",

journal = "IEEE Transactions on Circuits and Systems II: Express Briefs",

issn = "1549-7747",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

number = "6",

}

TY - JOUR

T1 - A Low-Voltage PLL with a Supply-Noise Compensated Feedforward Ring VCO

AU - Kim, Sung Geun

AU - Rhim, Jinsoo

AU - Kwon, Dae Hyun

AU - Kim, Min Hyeong

AU - Choi, Woo Young

N1 - Funding Information: This work was supported by the National Research Foundation of Korea funded by the Ministry of Education, Science, and Technology of Korea under Grant 2015R1A2A2A01007772. Publisher Copyright: © 2016 IEEE.

PY - 2016/6

Y1 - 2016/6

N2 - A low-voltage phase-locked-loop (PLL) circuit with a supply-noise-compensated feedforward ring voltage-controlled oscillator (FRVCO) is demonstrated. The oscillation frequency fluctuation due to supply noise is compensated by adjusting the ratio of driving strength in feedforward and direct paths in FRVCO. A prototype 400-MHz PLL circuit operating at 0.65 V is fabricated with 180-nm standard CMOS process. Measurement results show that supply-noise compensation is successfully achieved. Our PLL consumes only 242.1 μW.

AB - A low-voltage phase-locked-loop (PLL) circuit with a supply-noise-compensated feedforward ring voltage-controlled oscillator (FRVCO) is demonstrated. The oscillation frequency fluctuation due to supply noise is compensated by adjusting the ratio of driving strength in feedforward and direct paths in FRVCO. A prototype 400-MHz PLL circuit operating at 0.65 V is fabricated with 180-nm standard CMOS process. Measurement results show that supply-noise compensation is successfully achieved. Our PLL consumes only 242.1 μW.

UR - http://www.scopus.com/inward/record.url?scp=84973375151&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84973375151&partnerID=8YFLogxK

U2 - 10.1109/TCSII.2016.2531199

DO - 10.1109/TCSII.2016.2531199

M3 - Article

AN - SCOPUS:84973375151

SN - 1549-7747

VL - 63

SP - 548

EP - 552

JO - IEEE Transactions on Circuits and Systems II: Express Briefs

JF - IEEE Transactions on Circuits and Systems II: Express Briefs

IS - 6

M1 - 7410038

ER -

A Low-Voltage PLL with a Supply-Noise Compensated Feedforward Ring VCO

Abstract

Bibliographical note

All Science Journal Classification (ASJC) codes

Access to Document

Other files and links

Fingerprint

Cite this