A digital 120Mb/s MIMO-OFDM baseband processor for high speed wireless LANs

Yunho Jung; Jiho Kim; Seungpyo Noh; Hongil Yoon; Jaeseok Kim

doi:10.1109/CICC.2005.1568613

A digital 120Mb/s MIMO-OFDM baseband processor for high speed wireless LANs

Yunho Jung, Jiho Kim, Seungpyo Noh, Hongil Yoon, Jaeseok Kim

Department of Electrical and Electronic Engineering

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

5 Citations (Scopus)

Abstract

In this paper, we present the implementation results of a digital 120Mb/s MIMO-OFDM wireless LAN (WLAN) base-band processor based on the proposed decoding algorithms. The processor has two MIMO-OFDM modes, space-frequency block coded OFDM (SFBC-OFDM) and space division multiplexed OFDM (SDM-OFDM). From those, it achieves a considerable performance gain as well as supports double data rates compared to the conventional IEEE 802.11a WLANs. In the results of performance evaluation, the processor requires a SNR of 1.8-27 dB for transmission modes at 10 % packet error rate (PER), and the chip is implemented with 4.8M transistors in 3.9×3.9 mm² using 0.18μm CMOS process.

Original language	English
Title of host publication	Proceedings of the IEEE 2005 Custom Integrated Circuits Conference
Publisher	Institute of Electrical and Electronics Engineers Inc.
Pages	81-84
Number of pages	4
ISBN (Print)	0780390237, 9780780390232
DOIs	https://doi.org/10.1109/CICC.2005.1568613
Publication status	Published - 2005
Event	IEEE 2005 Custom Integrated Circuits Conference - San Jose, CA, United States Duration: 2005 Sept 18 → 2005 Sept 21

Publication series

Name	Proceedings of the Custom Integrated Circuits Conference
Volume	2005
ISSN (Print)	0886-5930

Other

Other	IEEE 2005 Custom Integrated Circuits Conference
Country/Territory	United States
City	San Jose, CA
Period	05/9/18 → 05/9/21

All Science Journal Classification (ASJC) codes

Electrical and Electronic Engineering

Access to Document

10.1109/CICC.2005.1568613

Cite this

Jung, Y., Kim, J., Noh, S., Yoon, H., & Kim, J. (2005). A digital 120Mb/s MIMO-OFDM baseband processor for high speed wireless LANs. In Proceedings of the IEEE 2005 Custom Integrated Circuits Conference (pp. 81-84). Article 1568613 (Proceedings of the Custom Integrated Circuits Conference; Vol. 2005). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/CICC.2005.1568613

@inproceedings{4bee1938272844aa8a7239e28d69854e,

title = "A digital 120Mb/s MIMO-OFDM baseband processor for high speed wireless LANs",

abstract = "In this paper, we present the implementation results of a digital 120Mb/s MIMO-OFDM wireless LAN (WLAN) base-band processor based on the proposed decoding algorithms. The processor has two MIMO-OFDM modes, space-frequency block coded OFDM (SFBC-OFDM) and space division multiplexed OFDM (SDM-OFDM). From those, it achieves a considerable performance gain as well as supports double data rates compared to the conventional IEEE 802.11a WLANs. In the results of performance evaluation, the processor requires a SNR of 1.8-27 dB for transmission modes at 10 % packet error rate (PER), and the chip is implemented with 4.8M transistors in 3.9×3.9 mm2 using 0.18μm CMOS process.",

author = "Yunho Jung and Jiho Kim and Seungpyo Noh and Hongil Yoon and Jaeseok Kim",

year = "2005",

doi = "10.1109/CICC.2005.1568613",

language = "English",

isbn = "0780390237",

series = "Proceedings of the Custom Integrated Circuits Conference",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

pages = "81--84",

booktitle = "Proceedings of the IEEE 2005 Custom Integrated Circuits Conference",

address = "United States",

note = "IEEE 2005 Custom Integrated Circuits Conference ; Conference date: 18-09-2005 Through 21-09-2005",

}

Jung, Y, Kim, J, Noh, S, Yoon, H & Kim, J 2005, A digital 120Mb/s MIMO-OFDM baseband processor for high speed wireless LANs. in Proceedings of the IEEE 2005 Custom Integrated Circuits Conference., 1568613, Proceedings of the Custom Integrated Circuits Conference, vol. 2005, Institute of Electrical and Electronics Engineers Inc., pp. 81-84, IEEE 2005 Custom Integrated Circuits Conference, San Jose, CA, United States, 05/9/18. https://doi.org/10.1109/CICC.2005.1568613

A digital 120Mb/s MIMO-OFDM baseband processor for high speed wireless LANs. / Jung, Yunho; Kim, Jiho; Noh, Seungpyo et al.
Proceedings of the IEEE 2005 Custom Integrated Circuits Conference. Institute of Electrical and Electronics Engineers Inc., 2005. p. 81-84 1568613 (Proceedings of the Custom Integrated Circuits Conference; Vol. 2005).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

TY - GEN

T1 - A digital 120Mb/s MIMO-OFDM baseband processor for high speed wireless LANs

AU - Jung, Yunho

AU - Kim, Jiho

AU - Noh, Seungpyo

AU - Yoon, Hongil

AU - Kim, Jaeseok

PY - 2005

Y1 - 2005

N2 - In this paper, we present the implementation results of a digital 120Mb/s MIMO-OFDM wireless LAN (WLAN) base-band processor based on the proposed decoding algorithms. The processor has two MIMO-OFDM modes, space-frequency block coded OFDM (SFBC-OFDM) and space division multiplexed OFDM (SDM-OFDM). From those, it achieves a considerable performance gain as well as supports double data rates compared to the conventional IEEE 802.11a WLANs. In the results of performance evaluation, the processor requires a SNR of 1.8-27 dB for transmission modes at 10 % packet error rate (PER), and the chip is implemented with 4.8M transistors in 3.9×3.9 mm2 using 0.18μm CMOS process.

AB - In this paper, we present the implementation results of a digital 120Mb/s MIMO-OFDM wireless LAN (WLAN) base-band processor based on the proposed decoding algorithms. The processor has two MIMO-OFDM modes, space-frequency block coded OFDM (SFBC-OFDM) and space division multiplexed OFDM (SDM-OFDM). From those, it achieves a considerable performance gain as well as supports double data rates compared to the conventional IEEE 802.11a WLANs. In the results of performance evaluation, the processor requires a SNR of 1.8-27 dB for transmission modes at 10 % packet error rate (PER), and the chip is implemented with 4.8M transistors in 3.9×3.9 mm2 using 0.18μm CMOS process.

UR - http://www.scopus.com/inward/record.url?scp=33847140656&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=33847140656&partnerID=8YFLogxK

U2 - 10.1109/CICC.2005.1568613

DO - 10.1109/CICC.2005.1568613

M3 - Conference contribution

AN - SCOPUS:33847140656

SN - 0780390237

SN - 9780780390232

T3 - Proceedings of the Custom Integrated Circuits Conference

SP - 81

EP - 84

BT - Proceedings of the IEEE 2005 Custom Integrated Circuits Conference

PB - Institute of Electrical and Electronics Engineers Inc.

T2 - IEEE 2005 Custom Integrated Circuits Conference

Y2 - 18 September 2005 through 21 September 2005

ER -

A digital 120Mb/s MIMO-OFDM baseband processor for high speed wireless LANs

Abstract

Publication series

Other

All Science Journal Classification (ASJC) codes

Access to Document

Other files and links

Fingerprint

Cite this