A consistency-free memory architecture for sort-last parallel rendering processors

Woo Chan Park, Cheong Ghil Kim, Duk Ki Yoon, Kil Whan Lee, Il San Kim, Tack Don Han

Research output: Contribution to journalArticlepeer-review


Current rendering processors are aiming to process triangles as fast as possible and they have the tendency of equipping with multiple rasterizers to be capable of handling a number of triangles in parallel for increasing polygon rendering performance. However, those parallel architectures may have the consistency problem when more than one rasterizer try to access the data at the same address. This paper proposes a consistency-free memory architecture for sort-last parallel rendering processors, in which a consistency-free pixel cache architecture is devised and effectively associated with three different memory systems consisting of a single frame buffer, a memory interface unit, and consistency-test units. Furthermore, the proposed architecture can reduce the latency caused by pixel cache misses because the rasterizer does not wait until cache miss handling is completed when the pixel cache miss occurs. The experimental results show that the proposed architecture can achieve almost linear speedup upto four rasterizers with a single frame buffer.

Original languageEnglish
Pages (from-to)272-284
Number of pages13
JournalJournal of Systems Architecture
Issue number5-6
Publication statusPublished - 2007 May

All Science Journal Classification (ASJC) codes

  • Software
  • Hardware and Architecture


Dive into the research topics of 'A consistency-free memory architecture for sort-last parallel rendering processors'. Together they form a unique fingerprint.

Cite this