A CMOS Four Quadrant Current/Transconductance Multiplier

Alejandro Diaz-Sanchez, Jaime Ramírez-Angulo, Edgar Sánchez-Sinencio, Gunhee Han

Research output: Contribution to journalArticlepeer-review

8 Citations (Scopus)


This paper describes a highly linear current four quadrant multiplier. The circuit is designed to operate in a fully differential way. It is based on the square-law characteristic of MOS transistors in saturation region. Experimental results for 2 μm CMOS technology are provided.

Original languageEnglish
Pages (from-to)163-168
Number of pages6
JournalAnalog Integrated Circuits and Signal Processing
Issue number2
Publication statusPublished - 1999

All Science Journal Classification (ASJC) codes

  • Signal Processing
  • Hardware and Architecture
  • Surfaces, Coatings and Films


Dive into the research topics of 'A CMOS Four Quadrant Current/Transconductance Multiplier'. Together they form a unique fingerprint.

Cite this