TY - JOUR
T1 - A 6.5-μW 10-kHz BW 80.4-dB SNDR Gm-C-Based CT ∑ Modulator with a Feedback-Assisted GmLinearization for Artifact-Tolerant Neural Recording
AU - Lee, Changuk
AU - Jeon, Taejune
AU - Jang, Moonhyung
AU - Park, Sanggeon
AU - Kim, Jejung
AU - Lim, Jeongsik
AU - Ahn, Jong Hyun
AU - Huh, Yeowool
AU - Chae, Youngcheol
N1 - Publisher Copyright:
© 1966-2012 IEEE.
PY - 2020/11
Y1 - 2020/11
N2 - This article presents a Gm-C-based continuous-time delta-sigma modulator (CTDSM) for artifact-tolerant neural recording interfaces. We propose the feedback-assisted Gm linearization technique, which is applied to the first Gm-C integrator by using a resistive feedback digital-to-analog converter (DAC) in parallel to the degeneration resistor of the input Gm. This enables the input Gm to process the quantization noise, thereby improving the input range and linearity of the Gm-C-based CTDSM, significantly. An energy-efficient second-order loop filter is realized by using a voltage-controlled oscillator (VCO) as the second integrator and a phase quantizer. A proportional-integral (PI) transfer function is employed at the first integrator, which minimizes the output swing while maintaining loop stability. Fabricated in a 110-nm CMOS process, the prototype CTDSM achieves a high input impedance, 300-mVpp linear input range, 80.4-dB signal-to-noise and distortion ratio (SNDR), 81-dB dynamic range (DR), and 76-dB common-mode rejection ratio (CMRR) and consumes only 6.5 \mu \text{W} with a signal bandwidth of 10 kHz. This corresponds to a figure of merit (FoM) of 172.3 dB, which is the state of the art among the neural recording ADCs. This work is also validated through the in vivo experiment.
AB - This article presents a Gm-C-based continuous-time delta-sigma modulator (CTDSM) for artifact-tolerant neural recording interfaces. We propose the feedback-assisted Gm linearization technique, which is applied to the first Gm-C integrator by using a resistive feedback digital-to-analog converter (DAC) in parallel to the degeneration resistor of the input Gm. This enables the input Gm to process the quantization noise, thereby improving the input range and linearity of the Gm-C-based CTDSM, significantly. An energy-efficient second-order loop filter is realized by using a voltage-controlled oscillator (VCO) as the second integrator and a phase quantizer. A proportional-integral (PI) transfer function is employed at the first integrator, which minimizes the output swing while maintaining loop stability. Fabricated in a 110-nm CMOS process, the prototype CTDSM achieves a high input impedance, 300-mVpp linear input range, 80.4-dB signal-to-noise and distortion ratio (SNDR), 81-dB dynamic range (DR), and 76-dB common-mode rejection ratio (CMRR) and consumes only 6.5 \mu \text{W} with a signal bandwidth of 10 kHz. This corresponds to a figure of merit (FoM) of 172.3 dB, which is the state of the art among the neural recording ADCs. This work is also validated through the in vivo experiment.
UR - http://www.scopus.com/inward/record.url?scp=85094876204&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=85094876204&partnerID=8YFLogxK
U2 - 10.1109/JSSC.2020.3018478
DO - 10.1109/JSSC.2020.3018478
M3 - Article
AN - SCOPUS:85094876204
SN - 0018-9200
VL - 55
SP - 2889
EP - 2901
JO - IEEE Journal of Solid-State Circuits
JF - IEEE Journal of Solid-State Circuits
IS - 11
M1 - 9186294
ER -