A 5.4-Gbit/s adaptive continuous-time linear equalizer using asynchronous undersampling histograms

Wang Soo Kim, Chang Kyung Seong, Woo Young Choi

Research output: Contribution to journalArticlepeer-review

20 Citations (Scopus)


We demonstrate a new type of adaptive continuous-time linear equalizer (CTLE) based on asynchronous undersampling histograms. Our CTLE automatically selects the optimal equalizing filter coefficient among several predetermined values by searching for the coefficient that produces the largest peak value in histograms obtained with asynchronous undersampling. This scheme is simple and robust and does not require clock synchronization for its operation. A prototype chip realized in 0.13-μm CMOS technology successfully achieves equalization for 5.4-Gbit/s 231 - 1 pseudorandom bit sequence data through 40-, 80-, and 120-cm PCB traces and 3-m DisplayPort cable. In addition, we present the results of statistical analysis with which we verify the reliability of our scheme for various sample sizes. The results of this analysis are confirmed with experimental data.

Original languageEnglish
Article number6287563
Pages (from-to)553-557
Number of pages5
JournalIEEE Transactions on Circuits and Systems II: Express Briefs
Issue number9
Publication statusPublished - 2012

Bibliographical note

Funding Information:
Manuscript received January 18, 2012; revised April 25, 2012; accepted July 6, 2012. Date of publication August 27, 2012; date of current version September 11, 2012. This work was supported by Samsung Electronics. This brief was recommended by Associate Editor C.-Y. Lee.

All Science Journal Classification (ASJC) codes

  • Electrical and Electronic Engineering


Dive into the research topics of 'A 5.4-Gbit/s adaptive continuous-time linear equalizer using asynchronous undersampling histograms'. Together they form a unique fingerprint.

Cite this