A 32-bit carry lookahead adder using dual-path All-N logic

Ge Yang, Seong Ook Jung, Kwang Hyun Baek, Soo Hwan Kim, Suki Kim, Sung Mo Kang

Research output: Contribution to journalArticlepeer-review

15 Citations (Scopus)


We have developed dual path all-N logic (DPANL) and applied it to 32-bit adder design for higher performance. The speed is significantly enhanced due to reduced capacitance at each evaluation node of dynamic circuits. The power saving is achieved due to reduced adder cell size and minimal race problem. Post-layout simulation results show that this adder can operate at frequencies up to 1.85 GHz for 0.35-μm 1P4M CMOS technology and is 32.4% faster than the adder using all-N transistor (ANT). It also consumes 29.2% less power than the ANT adder. A 0.35-μm CMOS chip has been fabricated and tested to verify the functionality and performance of the DPANL adder on silicon.

Original languageEnglish
Pages (from-to)992-996
Number of pages5
JournalIEEE Transactions on Very Large Scale Integration (VLSI) Systems
Issue number8
Publication statusPublished - 2005 Aug

All Science Journal Classification (ASJC) codes

  • Software
  • Hardware and Architecture
  • Electrical and Electronic Engineering


Dive into the research topics of 'A 32-bit carry lookahead adder using dual-path All-N logic'. Together they form a unique fingerprint.

Cite this