A 240-frames/s 2.1-mpixel CMOS image sensor with column-shared cyclic ADCs

Seunghyun Lim, Jimin Cheon, Youngcheol Chae, Wunki Jung, Dong Hun Lee, Minho Kwon, Kwisung Yoo, Seogheon Ham, Gunhee Han

Research output: Contribution to journalArticlepeer-review

51 Citations (Scopus)


This paper proposes a low-power 240 frames/s 2.1 M-pixel CMOS image sensor with column-shared cyclic (CY) ADCs. Two-column shared CY-ADC architecture and two-level stacked ADC placement are employed for low-power and small pixel pitch design. The proposed CY-ADC uses only one OTA and four capacitors. Distributed clocking scheme using cascaded repeaters is proposed to reduce the required peak current. The prototype sensor was fabricated in a 0.13-μm 1P4M process with pixel pitch of 2.25 μm. The designed 10-bit ADC dissipates only 90 μW/channel with 1.5 V supply. The measured DNL and INL are + 0.59/- 0.83 LSB and + 2.8/-3.6 LSB, respectively. The measured maximum pixel rate is 500 Mpixels/s with total power consumption of 300 mW.

Original languageEnglish
Article number5771069
Pages (from-to)2073-2083
Number of pages11
JournalIEEE Journal of Solid-State Circuits
Issue number9
Publication statusPublished - 2011 Sept

All Science Journal Classification (ASJC) codes

  • Electrical and Electronic Engineering


Dive into the research topics of 'A 240-frames/s 2.1-mpixel CMOS image sensor with column-shared cyclic ADCs'. Together they form a unique fingerprint.

Cite this