Fingerprint
Dive into the research topics where Hanwool Jeong is active. These topic labels come from the works of this person. Together they form a unique fingerprint.
- 1 Similar Profiles
Collaborations and top research areas from the last five years
Recent external collaboration on country/territory level. Dive into details by clicking on the dots or
-
Bayesian Learning-Enhanced Embedded Memory Design With Automated Circuit Variant Generation
Kim, D., Lee, J., Kim, S., Park, J., Lee, S. & Jeong, H., 2025, In: IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. 44, 8, p. 3099-3111 13 p.Research output: Contribution to journal › Article › peer-review
-
Simultaneous Optimization of Various-Sized SRAM Instances Through Machine Learning-Driven Transistor Sizing and Leafcell Circuit Pool Construction
Kim, S., Lee, J., Kim, D., Park, J., Lee, S. & Jeong, H., 2025, In: IEEE Transactions on Circuits and Systems I: Regular Papers. 72, 7, p. 3376-3389 14 p.Research output: Contribution to journal › Article › peer-review
-
Design of High-Speed, Low-Power Sensing Circuits for Nano-Scale Embedded Memory
Lee, S., Park, G. & Jeong, H., 2024 Jan, In: Sensors. 24, 1, 16.Research output: Contribution to journal › Review article › peer-review
Open Access2 Link opens in a new tab Citations (Scopus) -
High Efficiency Variation-Aware SRAM Timing Characterization via Machine-Learning-Assisted Netlist Extraction
Jeon, I., Park, H., Yoon, T. & Jeong, H., 2024 Mar 1, In: IEEE Transactions on Circuits and Systems II: Express Briefs. 71, 3, p. 1391-1395 5 p.Research output: Contribution to journal › Article › peer-review
1 Link opens in a new tab Citation (Scopus) -
Bayesian Learning Automated SRAM Circuit Design for Power and Performance Optimization
Lee, J., Park, J., Kim, S. & Jeong, H., 2023 Dec 1, In: IEEE Transactions on Circuits and Systems I: Regular Papers. 70, 12, p. 4949-4961 13 p.Research output: Contribution to journal › Article › peer-review
5 Link opens in a new tab Citations (Scopus)